




# AES-GCM MULTI-BOOSTER

The AES-GCM Multi-Booster crypto engine is a scalable implementation of the AES-GCM algorithm compliant with the NIST SP 800-38D standard. The unique architecture enables high throughput while maintaining an optimal resource usage.

The AES-GCM (Galois Counter Mode) is an authenticated encryption algorithm which combines the AES counter mode for encryption and the Galois field multiplier for the authentication. The encryption and authentication occur in parallel to enable high throughput. Part of the data, such as the protocol header, may only be authenticated as it is done for MACsec.

The AES-GCM is the only authenticated encryption algorithm recommended by NIST enabling very high throughput. The GCM cipher mode is well suited to secure high speed communication channels and referenced in several standards such as MACsec (IEEE 802.1A), Fiber Channel Security Protocol (FC-SP), IPsec.



Features			Applications
<ul style="list-style-type: none"> <li>✓ ASIC &amp; FPGA</li> <li>✓ High throughput:               <ul style="list-style-type: none"> <li>• ASIC: 2Tbps</li> <li>• FPGA: 100 Gbps</li> </ul> </li> <li>✓ Guaranteed performance with small packets</li> <li>✓ Flexible datapath width (from 128 to 2048-bits)</li> </ul>	<ul style="list-style-type: none"> <li>✓ 128-bit and 256-bit key</li> <li>✓ NIST SP 800-38D compliant</li> <li>✓ Scalable solution</li> <li>✓ Can be provided with AXI DMA &amp; software</li> <li>✓ Masking with excellent protection against SPA &amp; DPA</li> </ul>	<ul style="list-style-type: none"> <li>✓ Context switching &amp; management</li> <li>✓ Low latency</li> <li>✓ Best trade-off between area and performance</li> <li>✓ Straight forward integration with simple FIFO interfaces</li> </ul>	<ul style="list-style-type: none"> <li>✓ MACsec/IPsec/TLS</li> <li>✓ Optical transport</li> <li>✓ Broadband access</li> <li>✓ WPA3 support</li> </ul>

## Implementation aspects

The unique architecture enables high level of flexibility. The throughput and features requested will be taken into account in order to select the most optimal configuration. It is easily portable to ASIC and FPGA technologies and addresses a wide range of networking applications where security is a concern.

The AES-GCM Multi-Booster crypto engine includes key management and context switching. The optimized context switching enables handling of multiple virtual streams of data within a single core. The key can be selected for each packet independently. The advanced pipelined architecture of the AES-GCM core enables small data packets to be processed without penalty on performance.

Deliverables			
✓ Netlist or RTL	✓ Scripts for synthesis & STA	✓ Self-checking test-bench based on FIPS vectors	✓ Documentation

For other AES solutions, please see dedicated product sheets: **AES Multi-Purpose (BA411e)**, **AES-XTS Multi-Booster (BA416)** and **AES-GCM Ultra-Low Latency (BA415LL)**

# AES Crypto Engines

Encrypts the plain text (source data) into cipher text (encrypted data) and sends it to the NAND flash for storage.

Configurable/scalable for perfect application fit

Cipher modes	✓
Full software/driver support	✓
Performance	✓
DPA countermeasures	✓
Fault injection countermeasures	✓
Key sizes supported	✓
Optional Direct memory access (DMA)	✓
Power/area	✓
Context switching (multi-thread)	✓
Interface support	✓
NIST/FIPS Support	✓
Applications	✓

**AES MULTI-PURPOSE**

The solution suitable for a wide range of low-cost & high-end applications

**AES-XTS MULTI-BOOSTER**

Unique architecture enables high throughput while maintaining an optimal resource usage

**AES-GCM MULTI-BOOSTER**

Unique architecture enables high throughput while maintaining an optimal resource usage

**AES-GCM ULTRA-LOW LATENCY**

Unique architecture enables ultra-low latency while maintaining an optimal resource usage

	AES MULTI-PURPOSE	AES-XTS MULTI-BOOSTER	AES-GCM MULTI-BOOSTER	AES-GCM ULTRA-LOW LATENCY
Cipher modes	All modes included	XTS	CTR, GCM/GMAC	CTR, GCM/GMAC
Performance	Up to 10 Gbps	ASIC: 2 Tbps / FPGA: 100 Gbps	ASIC: 2 Tbps / FPGA: 100 Gbps	ASIC: 2 Tbps / FPGA: 100 Gbps
DPA countermeasures	✓	—	✓	✓
Fault injection countermeasures	✓	—	—	—
Key sizes supported	128, 192, 256 Bits	128, 256 bits	128, 256 bits	128, 256 bits
Optional Direct memory access (DMA)	✓	✓	✓	✓
Power/area	Scalable	Scalable	Scalable	Scalable
Context switching (multi-thread)	✓	—	✓	✓
Interface support	FIFO, AMBA	FIFO, AMBA	FIFO, AMBA	FIFO, AMBA
NIST/FIPS Support	SP800-38A, B, C, D, E, F FIPS 197	SP800-38E FIPS 197	SP800-38D FIPS 197	SP800-38D FIPS 197
Applications	<p>For any application, examples:</p> <ul style="list-style-type: none"> <li>• Communications</li> <li>• Digital Cinema</li> <li>• DRM</li> <li>• Encrypted data storage</li> <li>• Industrial</li> <li>• Cloud computing</li> <li>• Defence</li> <li>• Automotive</li> <li>• General MCU's</li> <li>• Etc...</li> </ul>	<ul style="list-style-type: none"> <li>• Encrypted disk/data storage</li> <li>• SATA III</li> </ul>	<ul style="list-style-type: none"> <li>• MACsec/IPsec/TLS</li> <li>• Optical transport</li> <li>• Broadband access</li> <li>• WPA3 support</li> </ul>	<ul style="list-style-type: none"> <li>• CXL 2.0</li> <li>• PCI Express 5.0</li> </ul>
	PRODUCT CODE BA411e	PRODUCT CODE BA416	PRODUCT CODE BA415	PRODUCT CODE BA415LL

